Abstract-A modeling approach is presented that calculates an accurate open-loop transfer characteristic for a boost converter that employ peak current-mode control (PCMC). Many techniques exist for modeling a PCMC-based boost converter; however, all these techniques focus on purely resistive loads and are not always accurate for a purely capacitive load. In this paper, a new modeling technique is presented, which is simple and gives accurate results for both capacitive and resistive loads. Furthermore, the useful expressions for dc gain and pole locations of a boost converter operating in continuous-conduction mode with PCMC are derived and compare well to simulations and measurements.
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NOMENCLATURE

P
IEZOELECTRIC transducers find countless applications in the area of sound generation, actuation, etc [1] . These transducers can electrically be modeled as capacitive loads and require a high voltage to drive them, which necessitates the use of boost converters in battery powered applications. Maximum efficiency can be achieved by using the boost converter directly to generate the signal for the transducer, avoiding the use of an additional amplifier stage. In order to use a boost converter for signal generation, understanding the dynamics and stability of the system is a crucial step.
Peak current-mode control (PCMC) is a popular control technique for dc-dc converters due to the fast transient response, overload protection, accuracy, and ease of compensation. A PCMC-based boost converter is shown in Fig. 1 . With a capacitive load, the output power flow is bidirectional, so the converter can only run in continuous-conduction mode (CCM). The output voltage is sensed via the feedback network of R f b1 and R f b2 in the compensator to determine the control voltage, where the impedance of the feedback network is much higher than the load impedance. The duty ratio is calculated by comparing the inductor current sensed by the R s block with the control voltage v C in the modulator. The duty ratio is then converted to an output voltage by the switching power stage. The PCMC system is a multiloop system with an inner current loop and an outer voltage loop. The stability of the complete system is highly dependent on the stability of the inner loop; hence, accurately predicting the closed-current loop characteristics is very important for stable operation. Many modeling techniques have been developed in the past to effectively predict the small-signal characteristics of switching converters operating with PCMC [2] - [24] .
Some of the previous modeling approaches have used exact discrete-time and sampled-data modeling techniques [16] - [23] . However, due to complicated results, they lack insight into simple converter parameters and, therefore, are difficult to interpret as a circuit designer. Another popular approach is to use continuous-time models [2] - [15] . These modeling techniques use a common methodology in representation of the entire system, but differ mainly in representing the sampling effect and modulator gain. These modeling techniques give very accurate results for classical applications, where the load is dominantly resistive and the output capacitor is large to get small ripple. In our case, however, we intend to use the boost converter as a signal generator, necessitating the use of a much smaller output capacitor to increase bandwidth. Furthermore, the piezoelectric load is dominantly capacitive (R L = ∞ in Fig. 1 ). It will be shown that the existing models are less accurate in this case, which motivated us to develop a new model. In order to get a highly accurate model of a boost converter for wide load variations (for both capacitive and resistive loads), an unambiguous and a simple approach is used here by analyzing the complete converter stage (including closed-current loop) in discrete-time domain and, then, convert it to continuous time for better insight into circuit parameters. The new approach doesn't need to separately analyze the current loop and power stage; instead, the closed-current loop is analyzed with capturing the effect of the output voltage simultaneously.
The outline of the paper is as follows. In Section II, the limitations of existing modeling approaches are discussed in detail. A complete and accurate small-signal model from control-tooutput voltage of a PCMC-based boost converter with capacitive and resistive load is derived in Section III. Finally, the model is verified and compared with simulation and measurement results.
II. LIMITATIONS OF EXISTING MODELING APPROACHES
To model switched-mode converters in [2] , the complete model is obtained by combining the low-frequency modulator model with a state-space average model of the power stage. This is an interesting technique due to its simplicity, but lacks the accuracy to predict the current loop instability at high frequencies. The work proposed in [17] uses sampled-data modeling for the current loop and, thus, is able to predict the well-known subharmonic oscillations at high frequency. However, this technique alone is too complex to be used in practical design. A simplified switch model was proposed in [4] to model the switching power stage and an extension of this model to current-mode control [7] . is reported in [24] . This technique achieves good accuracy, but the drawback of using the pulse width modulation (PWM) switch model, and incorporating current-mode control makes the method complex and is generally not straightforward. The injected-absorbed current approach [25] is aimed at providing ease of design and analysis, but provides less accurate results.
A continuous-time model is proposed by Ridley in [7] , with the combination of a sampled-data model for the inductorcurrent loop and a three-terminal switch model for the power stage. This model has been very popular and provides better accuracy than the earlier approaches for both low and high frequencies. The method in [7] lies at the basis of subsequent techniques presented by Tan and Middlebrook in [6] , and Bryant and Kazimierczuk in [9] . Therefore, this technique is discussed in more detail here.
The circuit in Fig. 1 is represented as a block diagram with a closed-current loop [7] and is shown in Fig. 2 . The power stage is modeled using the duty-to-output voltage transfer G v d (s) and duty-to-inductor current transfer G id (s). The inductor current is sensed and converted to a voltage by the sense block R s . The sampling effect is represented by H e (s) and is inserted into the current-feedback loop, where (F m ) represents the modulator gain. The effect of the changing output voltage on the current loop is modeled by including an extra feedback path from output to the control voltage defined as output voltage feedforward gain (k r ) [7] . It should be noted that the signals and blocks in this block diagram represent the structure of the model, rather than actual physical blocks. In this method, the first step is to calculate basic power stage functions G v d (s) and G id (s). These transfer functions can be calculated in different ways, we have used state-space averaging here to calculate the power stage transfer functions for a boost converter stage and the results are formulated as
In the next step, the control-to-inductor current transfer function is obtained in discrete time followed by conversion into continuous-time form and is represented as [7] 
where
where M 1 is the on time inductor current slope, M 2 is the off time inductor current slope, M c is the slope of compensation ramp, T s is the switching period, and α defines the slope compensation effect. The same notation will be used for all subsequent derivations. This model uses H e (s) to incorporate the high-frequency effects, and it is calculated using (3) and is approximated as [7] 
Ridley [7] presents the modulator gain (F m) and feedforward gain k r for the boost converter as
Using the block diagram in Fig. 2 , the final control-to-output transfer function using Ridley's model can be expressed as
The final control-to-output transfer function in (6) can now be calculated using (1), (2), (4), and (5). A similar approach is also presented by Tan and Middlebrook in [6] , where a different modulator gain (F m 1 ) and the feedforward gain k r 1 is presented as Fig. 3 . Comparison of Tan and Middlebrook [6] , Ridley [7] , and Bryant and Kazimierczuk [9] models control-to-output transfer T c o (s) with SIMPLIS simulation for a PCMC boost converter with resistive load (50 Ω 10 μF).
The major difference between [6] and [7] is the way the modulator gain, feedforward gain, and the high-frequency extension is modeled. The first one uses H e (s) and the other adds an extra pole in the modulator gain (F m 1 ). Hence, Tan's model doesn't consider the sampling effect H e (s) as a separate block in feedback, but rather combines it within the modulator gain. The third popular approach similar to Tan's model is presented by Bryant and Kazimierczuk in [9] , where the modulator gain (F m 2 ) is calculated by using a closed-current loop, and the feedforward gain is ignored in this approach. The modulator gain calculated by Bryant includes the sampling effect within the loop and is presented as
In order to verify all of the models presented in [6] , [7] , and [9] , the models are derived using (6) with their respective modulator gains (F m , F m 1 , F m 2 ) and feedforwad gains (k r , k r 1 , k r 2 ), and the results are compared in Fig. 3 with SIMPLIS simulation. The circuit parameters listed in Table I are used with the output capacitance (C) and output resistance (R L ) to represent a typical application using a resistive load. It is interesting to note that the results shown in Fig. 3 are indeed very accurate and match well with the simulation results for all the models. To validate the models in [7] , [6] , and [9] for a capacitive load, the output load in the circuit in Fig. 1 is replaced by a purely capacitive load (R L −→ ∞). The static capacitance of the piezoactuator dominates at most frequencies, so a simple capacitor is a fairly accurate representation. Also, the value of C is decreased to get sufficient bandwidth (see Table I ), and the simulation results are reevaluated following the same steps as mentioned before. The results are plotted in Fig. 4 . Fig. 4 . Comparison of the Tan and Middlebrook [6] , Ridley [7] , and Bryant [9] and Kazimierczuk models control-to-output transfer T c o (s) with SIMPLIS simulation for a PCMC boost converter with capacitive load (26 nF).
The results shown in Fig. 4 are not very accurate for low frequencies for Tan's model compared to the simulation, whereas Bryant's model misses the low-frequency pole completely. The simulation results for low-frequency behavior predicted by Ridley's model is indeed accurate, but shows a 15
• phase deviation at f s /2 as compared to simulation results. In traditional applications, indeed, the difference at low frequency doesn't drastically affect the overall system design, as they are designed for dc operation only. However, in order to generate dynamically varying signals, like in our case, a more accurate model is important due to the wide variation in duty ratio.
The reason for the deviations between models and simulation can be explained by the choice of different modulator gain F m , which is a block in a feedback system (see Fig. 2 ) of which the behavior depends on the closed loop itself. Therefore, it is not as much calculated as selected in [6] and [7] allowing for contradictory expressions. In [9] , F m is calculated from the closed loop, but the result is even less accurate as shown above. Therefore, it should be noted that the accuracy of these models depends greatly on the way the modulator gain F m , the gain term k r , and the sampling effect H e (s) are defined. The inconsistency in these definitions makes the above mentioned methods less attractive. In addition, all of these approaches require the derivation of many blocks, namely F m , k r , G v d (s) , G id (s), and H e (s). As an alternative, we present a modeling technique that uses a much more straightforward analysis and provides highly accurate results for both capacitive and resistive loads for both high and low frequencies.
III. SMALL-SIGNAL ANALYSIS
The complete small-signal model of a PCMC-based boost converter consists of the power stage and the closed-current loop. Therefore, as a first step, the power stage and the closed-current loop are simultaneously modeled by using a discrete-time approach in Section III-A. The resultant discretetime model is than converted to the continuous-time domain for clear insight into different circuit parameters in Section III-B.
A. Discrete-Time State-Space Modeling
This section derives the control-to-output (T co ) transfer function of the PCMC-based boost converter for generic load (R L C) using discrete-time analysis. The process of determining the transfer function starts with the inspection of the relevant waveforms of the circuit shown in Fig. 5 . The time-domain waveforms of the PCMC-based converter are shown in Fig. 6(a) , where R s i L is a measure for the sensed inductor current, and M 1 and M 2 are the sensed inductor current on-time and off-time slopes, respectively. In order to dampen the subharmonic oscillations and have a stable operation, a compensating slope M c is required. Adding slope compensation to the current signal is equivalent to subtracting a slope from the control voltage v C . The control voltage v C in combination with the compensating ramp determines the peak inductor current i Lp .
For the discrete-time analysis, the clock signal initiates each switching cycle at T (n) with switching period T s divided into on-time t 1 and off-time t 2 as shown in Fig. 6(b) .
The difference equations representing the state variables inductor current (i L ) and output voltage (v O ) can be formulated from the geometry of the sensed current waveforms in Fig. 6(b) . The difference equation representing the discrete-time inductor current i L at sampling instant T (n + 1) can be written as
The difference equation representing the discrete-time output voltage v O (n + 1), can be represented as the sum of the previous output voltage v O (n) at sampling instant (T (n)) and the voltage difference due to the flow of charge in the output capacitor. This charge consists of the charge supplied by the inductor during t 2 and the charge drained by the load resistance during the full switching cycle. The current during t 2 is the average current of i Lp (n) and i L (n + 1) and, hence, the output voltage can be expressed as
In (12) and (13), it is easy to see from Fig. 6 (b) that
Also, from the power stage as shown in Fig. 5 , we know that
where D represents the duty ratio and V dd is the supply voltage. In order to construct the small-signal model, (12) and (13) are first written as a function of only i L (n), v C (n), and v O (n) as
The next step involves perturbation around the steady-state point, which is done by applying the following substitutions:
, and V O (n + 1) are the dc steady-state terms. By substitution of (16)- (20) into (14) and (15) the dc, first-and second-order terms are obtained. For the small-signal derivation the dc terms are cancelled and the second-order terms are ignored, which results in the following simplified small-signal difference equation:
Equation (21) and (22) are the fundamental equations for the PCMC-based boost converter and can be now easily converted to state-space representation.
The independent states (i l and v o ) in the circuit contribute to the state vector x[n] and the independent input source (v c ) to the input vector u[n]. Hence, the general state-space model of a PCMC-based boost converter can be represented as
Equation (23) is a complete state-space representation of the circuit and the control-to-output transfer function can be found by taking the Z-transform
rearranging, we get
where I is the identity matrix. Substituting the matrices of A and B into (25) and rearranging the terms, the control-to-output discrete-time transfer function T co (z) can be written as
B. Continuous-Time Domain Representation
Equation (26) gives an accurate system representation in discrete-time domain and can be very helpful in making digital control circuits. However, for better insight into how different circuit parameters influence the behavior of the transfer function, a continuous-time representation can be very helpful. Therefore, in this section, (26) is converted to continuous time using a second-order Padé approximation of z = e sT s . A first-order approximation of e sT s would not change the number of poles, and would not be able to translate the left-half-plane z-domain pole that describes the ringing around f s /2 [26] 
Putting (27) into (26), the continuous-time domain control-tooutput transfer function T co (s) results in a fourth-order function with the form of
The coefficients of (28) can be simplified by using the following assumptions:
This means that the switching frequency is higher than the R L C and LC frequency of the power stage. This will generally be true to achieve an acceptable ripple, so (28) can be rewritten as
As can be seen in (31), the conversion to continuous time results in extra poles and zeros. Often the transfer function contains many poles and zeros, having a single-dominant pole or zero. Similarly, for practical power converters to work, the dominant pole (ω p1 ) needs to be at a much lower frequency than the other poles. Hence, in this case, dominant pole approximation as explained in [27] is useful to extract the low-frequency pole.
If a circuit has n number of poles and m number of zeros, the transfer function T(s) can be expressed generally as
If a system represented by (32) is known to have a dominant pole located at much lower frequency than the other (n − 1) poles, the higher frequency poles are neglected at lower frequencies, resulting in a first-order transfer function. Then, the dominant pole in (31) can be calculated as
At higher frequencies, b 1 s then dominates b 0 , so the complexity of the denominator in (31) can be reduced. The same technique is used on the numerator of (31) to extract the dominant zero. Subsequently, poles and zeros above f s leads to the final form
where G 0 is the dc gain, ω rhpz is the right-half-plane zero frequency, the second-order term describes the subharmonic poles, and ω p is the dominant pole frequency. The model presented in (34) is not only comprehensible and accurate but can directly be applied to capacitive loads. So for a purely capacitive loads (R L → ∞), the second term of ω p is zero, leaving
IV. SIMULATION RESULTS
In order to validate the model in (34), the results are first compared to simulations in SIMPLIS with circuit parameters listed in Table I. A PCMC-based boost converter running in CCM is simulated in SIMPLIS with an RC load (R L = 50 Ω, C = 10 μF) and other parameters as listed in Table I , and the control-to-output transfer function is plotted in Fig. 7 . The results from (34) match well with the simulation for both high and low frequencies. The same model is then used for a purely capacitive load (R L → ∞), and the results are compared with the simulations in SIMPLIS in Fig. 8 . Again, the results match well with the simulation.
The dominant pole location in (34) is strongly influenced by the choice of duty cycle, considering other parameters remain constant. It is interesting to observe the effect of dominant pole movement for wide duty cycle variations as shown in Fig. 9 . For purely capacitive loads, the dominant pole deviation is significant and cannot be ignored. In order to ensure the validity of these simulation and modeling results, the model is also verified by experimental verification for a capacitive load in the next section.
V. EXPERIMENTAL VERIFICATION
The experimental results for a PCMC-based boost converter are only verified for a capacitive load due to the focus of the project involved. The simulation setup above demonstrates the real-application area; however, as the original circuit is not yet realised, an existing boost converter board is used to verify the model and simulation results. The schematic of the setup is shown in Fig. 10 . The LM5122EVM-1PH synchronous boost controller evaluation module (shown in Fig. 11 ) is used in forced PWM mode for these measurements along with a gain-phase analyzer (HP-4194A). The circuit parameters are listed in Table II. A capacitor in a practical circuit has an equivalent series resistance (ESR). For practical converters, the ESR of the capacitor is much smaller than the load resistance. Therefore, the ESR of the capacitor only adds an extra zero in the transfer function and shown in Fig. 12 . Similarly, to accommodate the effect of ESR in the model, a real zero can be added to final model with the following expression:
The experimental verification of the modeling is done using a testbed, which is not designed to operate under such load (370 μF) conditions. We used less output capacitance in order to be able to show the low-frequency pole. As a result, the test board of the boost converter does not operate properly above 0.2 f s signal frequency. Although the board is originally designed to operate under wide duty ratio variation, reducing the output capacitor to a low value limits stable operation to around a duty ratio of 0.5. Therefore, the measurements are only performed for a duty ratio of 0.5. The results show that the model accurately predicts the dc gain, dominant pole, and subharmonic poles. The measurement results of the control-to-output transfer function match well with the model at low frequencies, with some slight deviation at high frequencies, likely caused by measurement artifacts.
VI. CONCLUSION
A new modeling approach to derive the control-to-output transfer function for a PCMC dc-dc boost converter operating in CCM is proposed. The main advantage of the proposed approach is its straightforwardness and accuracy. The power stage transfer including inductor current-to-output voltage and duty cycle-tooutput voltage need not to be derived.
The location of the dominant pole and how it is affected by circuit parameters can help to design an accurate compensator, reduce static error, and distortion at the output, especially in the case where the dominant pole moves to higher frequencies. With dynamic signals, the operating range of the duty cycle is significant and, hence, care must be taken for the design of slope compensation, selection of switching frequency, and feedback compensation.
The control-to-output voltage transfer function derived here agrees very well with the simulation and measurement results. The modeling approach in this paper concentrates on a PCMCbased boost converter, but the method can also be applied to buck or buck-boost converter topologies.
